

1 41980/NJP/B600-BP1707

WHAT IS CLAIMED IS:

5.

1. A method of protecting an integrated circuit from over voltage, the method comprising:

accepting a voltage from a power supply input to the integrated circuit;

10 accepting a pad voltage from an external voltage source; comparing the power supply voltage to a predetermined value; and

using the pad voltage to generate a bias voltage for the integrated circuit when the power supply is below the  
15 predetermined value.

2. A method as in claim 1 wherein the generation of the bias voltage comprises:

coupling the pad voltage into a drain of a PMOS (P-channel Metal Oxide Semiconductor) device; and  
20

coupling the power supply voltage into a gate of the PMOS device.

3. A method as in claim 2 wherein using the pad voltage to generate a bias voltage for the integrated circuit further comprises:  
25

coupling the drain of the PMOS device to the pad voltage; and

using the source voltage of the PMOS device to couple the  
30 pad voltage to the bias voltage.

4. A method as in claim 2 wherein coupling the pad voltage into the drain of a MOS (Metal Oxide Semiconductor) device comprises:  
35

1 41980/NJP/B600-BP1707

providing the pad voltage to an input of a plurality of diode connected MOS devices; and

5 coupling an output of the plurality of diode connected MOS devices to the drain of the MOS device.

10 5. A method for generating a bias voltage (bias\_mid) from a pad voltage (Vpad), when a power supply ( $V_{DDO}$ ) is not present the method comprising:

providing  $V_{DDO}$  to a first semiconductor device;

15 providing bias\_mid to the first semiconductor device such that the first semiconductor device will turn off when bias\_mid -  $V_{DDO}$  exceeds the threshold of the first semiconductor device; and

using the turn off of the first semiconductor device to couple Vpad to bias\_mid.

20 6. The method of claim 5 wherein using the turn off of the first semiconductor device to couple Vpad to bias\_mid further comprises:

25 turning on a second semiconductor device and turning off a third semiconductor device which are coupled together thereby providing a turn on voltage for a fourth semiconductor device; and

using the turn on of the fourth semiconductor device to couple Vpad to bias\_mid.

30 7. A method for generating a voltage for biasing a device well, the method comprising:

providing a semiconductor device disposed between the device well and an input/output pad; and

35 turning on the semiconductor device when  $V_{DDO}$  is lower than the pad voltage (Vpad), thereby coupling Vpad to the device well.

1 41980/NJP/B600-BP1707

8. A method for generating a bias voltage (bias\_mid) using a bias circuit the method comprising:

5 accepting an input/output circuit pad voltage (Vpad) from an input/output circuit pad;

accepting an output enable signal;

accepting a first input voltage  $V_{DDO}$ ;

accepting a second input voltage  $V_{DDP}$ ;

10 providing  $V_{DDP}$  voltage to Bias\_Mid if the output enable signal is at an enable value; and

providing a voltage to bias mid that is proportional to the pad voltage if the output enable signal is at a disable value.

15

9. A method for generating a bias voltage (bias\_mid) using a bias circuit the method comprising:

accepting an input/output circuit pad voltage (Vpad) from an input/output circuit pad;

20 accepting a power supply voltage ( $V_{DDO}$ );

accepting a voltage  $V_{DDP}$ ;

providing a bias voltage to Bias\_Mid, the bias voltage in a range having a maximum value of  $V_{DDP} + \text{an offset voltage } V_T$  and a minimum value of  $V_{DDO} - \text{an offset voltage } V_{TP}$ , if  $V_{DDO}$  is greater than a predetermined value; and

25

providing a bias voltage to Bias\_Mid that is proportional to Vpad if  $V_{DDO}$  is not greater than a predetermined value.

10. A method as in claim 9 wherein  $V_{DDP}$  is equal to  $V_{DDO}$ .

30

11. A method for generating a bias voltage (bias\_mid) using a bias circuit the method comprising:

accepting an input/output circuit pad voltage (Vpad) from an input/output circuit pad;

35

accepting a power supply voltage  $V_{DDO}$ ;

1 41980/NJP/B600-BP1707

accepting a voltage  $V_{SSC}$ ;

providing a bias voltage to Bias\_Mid, the bias voltage  
5 being in a range between  $V_{SSC} + nV_T$  and  $V_{DDO} - V_{TP}$  if  $V_{DDO}$  is  
greater than a predetermined value; and

providing a bias voltage to Bias\_Mid, that is  
proportional to  $V_{PAD}$  if  $V_{DDO}$  is not greater than a predetermined  
value.

10

12. A method as in claim 11 wherein  $V_{SSC}$  is equal to zero  
volts.

13. A method for generating a bias voltage (bias\_mid)  
15 using a bias circuit the method comprising:

accepting an input/output circuit pad voltage ( $V_{pad}$ ) from  
an input/output circuit pad;

accepting a power supply voltage  $V_{DDO}$ ;

providing a voltage derived from  $V_{DDO}$  to Bias\_Mid if  $V_{DDO}$  is  
20 greater than a predetermined value and providing a voltage  
derived from  $V_{PAD}$  to Bias\_Mid if  $V_{DDO}$  is not greater than the  
predetermined value.

14. The method of claim 13 where the predetermined value  
25 is approximately 3.3 Volts.

15. A method for generating a bias voltage (bias\_mid)  
using a bias circuit the method comprising:

accepting an input/output circuit pad voltage ( $V_{pad}$ ) from  
30 an input/output circuit pad;

accepting a power supply voltage  $V_{DDO}$ ;

accepting a second voltage  $V_{DDP}$ ;

providing a voltage derived from  $V_{DDO}$  and  $V_{DDP}$  to Bias\_Mid  
if  $V_{DDO}$  and  $V_{DDP}$  are greater than predetermined values; and

35

41980/NJP/B600-BP1707

providing voltage derived from  $V_{PAD}$  to Bias\_Mid if  $V_{DDO}$  and  $V_{DDP}$  are not greater than predetermined values.

16. A method for generating a bias voltage (bias\_mid) using a bias circuit the method comprising:  
accepting an input/output circuit pad voltage ( $V_{pad}$ ) from an input/output circuit pad;  
accepting a power supply voltage  $V_{DDO}$ ;  
accepting a second voltage  $V_{DDP}$ ;  
providing a voltage derived from  $V_{DDO}$  or  $V_{DDP}$  to Bias\_Mid if  $V_{DDO}$  or  $V_{DDP}$  are greater than predetermined values; and  
providing voltage derived from  $V_{PAD}$  to Bias\_Mid if  $V_{DDO}$  and  $V_{DDP}$  are not greater than predetermined values.

17. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;  
an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply ( $V_{DDO}$ ) and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;  
a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;  
a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;  
a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias

voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device; and

a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device, said fourth bias voltage in a range having a maximum value of  $V_{SSC} + nV_T$ , and a minimum value of  $V_{DDO} - V_{Tp}$ , when  $V_{DDO}$  is greater than a predetermined value, and wherein  $nV_T$  and  $V_{Tp}$  are offset voltages, and when  $V_{DDO}$  is not greater than a predetermined value the fourth bias voltage is derived from the pad voltage;

18. An apparatus as in claim 17 wherein  $V_{SSC}$  is equal to ground potential.

19. An apparatus as in claim 17 wherein  $nV_T$  and  $V_{Tp}$  are the same.

20. An apparatus for providing an input output from an integrated circuit, the apparatus comprising:

an input/output (I/O) pad;  
an upper pair of P-channel Metal Oxide Semiconductor (PMOS) devices, a first of the upper PMOS devices having source coupled to a power supply ( $V_{DDO}$ ) and drain coupled to source of a second upper PMOS device, the second PMOS device having drain coupled to the I/O pad;

a lower pair of N-channel MOS devices (NMOS), a first of the upper NMOS devices having a drain coupled to the I/O pad and a source coupled to a drain of a second lower NMOS device, the second NMOS device having a source coupled to a ground potential;

1 41980/NJP/B600-BP1707

5 a first bias circuit coupled to a gate of the first upper PMOS device, said bias circuit providing a first bias voltage to the gate of the first upper PMOS device when the I/O pad is in an output mode and  $V_{DDO}$  voltage otherwise;

10 a second bias circuit coupled to a gate of the second lower NMOS device, said bias circuit providing a second bias voltage to the gate of the second lower NMOS device when the I/O pad is in an output mode and a ground voltage otherwise;

a third bias circuit coupled to a gate of the second upper PMOS device, said bias circuit providing a third bias voltage to the gate of the second upper MOS device; and

15 a fourth bias circuit coupled to a gate of the first lower NMOS device, said bias circuit providing a fourth bias voltage to the gate of the first lower MOS device depending on the voltage on the I/O pad ( $V_{PAD}$ ), and wherein the fourth bias voltage is in a range having a maximum value of  $V_{DDO} + V_{TP}$  and a minimum value of  $V_{DDO} - V_{TP}$  when  $V_{DDO}$  is greater than a  
20 predetermined value, where  $V_T$  and  $V_{TP}$  are offset voltages.

21. An apparatus as in claim 20 wherein  $V_{SSC}$  is at ground potential.

25 22. An apparatus as in claim 20 wherein  $V_T$  and  $V_{TP}$  are the same offset voltages.

30

35